Effects of CW interference on phase-locked loop performance

نویسندگان

  • Murat F. Karsi
  • William C. Lindsey
چکیده

This paper focuses on the modeling and analysis of phase-locked loops in the presence of continuous wave (CW) interference such that the operating vulnerability to CW jamming and interference can be accessed. The loop phase error is characterized, and the conditions under which the loop remains locked in frequency to the desired carrier are presented. Analysis is conducted for arbitrary offsets of carrier and interferer signal frequencies relative to the quiescent voltage-controlled oscillator (VCO) frequency. The results show that loop performance depends not only on the frequency difference between the desired signal and interferer, but also on the frequency offset between the quiescent VCO oscillation and desired carrier. The vulnerability of the loop to the presence of interference increases if interferer and desired signal spectral locations are in opposite sides of quiescent VCO frequency.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

Dual Phase Detector Based Delay Locked Loop for High Speed Applications

In this paper a new architecture for delay locked loops will be presented.  One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...

متن کامل

Code Tracking Error in the Presence of Interference Signal

The performance of a code tracking loop for a spread spectrum signal can be severely deteriorated in the presence of an interference signal. The interference signal is modeled as a signal with the same code but with a different delay and carrier frequency. The variance of the tracking delay error is derived in terms of loop bandwidth, chip duration, the interference and signal power and bandpas...

متن کامل

Decision-Directed PLL for Coherent Optical Pulse CDMA Systems in the Presence of Multiuser Interference, Laser Phase Noise, and Shot Noise

A digital decision-directed phase-locked loop (PLL) for use in optical pulse code-division multiple-access (CDMA) systems based on coherent correlation demodulation is proposed. PLL performance is affected by multiuser interference, laser phase noise and optical shot noise. The effect of these sources of interference and noise on PLL performance is evaluated based on a nonlinear model (the Fokk...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEEE Trans. Communications

دوره 48  شماره 

صفحات  -

تاریخ انتشار 2000